Sciweavers

ICCAD
1996
IEEE
131views Hardware» more  ICCAD 1996»
14 years 2 months ago
Multi-level logic optimization for low power using local logic transformations
In this paper we present an ecient technique to reduce the switching activity in a CMOS combinational logic network based on local logic transformations. These transformations con...
Qi Wang, Sarma B. K. Vrudhula