Sciweavers

DATE
2009
IEEE
118views Hardware» more  DATE 2009»
14 years 5 months ago
Gate sizing for large cell-based designs
—Today, many chips are designed with predefined discrete cell libraries. In this paper we present a new fast gate sizing algorithm that works natively with discrete cell choices...
Stephan Held