Sciweavers

ICCAD
2005
IEEE
176views Hardware» more  ICCAD 2005»
14 years 8 months ago
Statistical gate sizing for timing yield optimization
— Variability in the chip design process has been relatively increasing with technology scaling to smaller dimensions. Using worst case analysis for circuit optimization severely...
Debjit Sinha, Narendra V. Shenoy, Hai Zhou