Sciweavers

VLSID
2000
IEEE
75views VLSI» more  VLSID 2000»
14 years 4 months ago
Timing Analysis with Implicitly Specified False Paths
We consider the problem of timing analysis in the presence of known false paths. The main difficulty in adaptation of classical breadth-first search to the problem is that at each...
Eugene Goldberg, Alexander Saldanha