Sciweavers

GLVLSI
2010
IEEE
154views VLSI» more  GLVLSI 2010»
14 years 1 months ago
Resource-constrained timing-driven link insertion for critical delay reduction
For timing-driven or yield-driven designs, non-tree routing has become more and more popular and additional loops provide the redundant paths to protect against the effect of the ...
Jin-Tai Yan, Zhi-Wei Chen