This site uses cookies to deliver our services and to ensure you get the best experience. By continuing to use this site, you consent to our use of cookies and acknowledge that you have read and understand our Privacy Policy, Cookie Policy, and Terms
This paper describes a new post-silicon validation problem for diagnosing systematic timing errors. We illustrate the differences between timing validation and the traditional log...
Angela Krstic, Li-C. Wang, Kwang-Ting Cheng, T. M....
Abstract—We analyze the properties of a class of low complexity timing error detectors for the purpose of timing error tracking in orthogonal space-time block coding receivers. F...
Abstract— The performance of a noncoherent digital delaylock loop (DDLL) with a RAKE scheme for direct-sequence spread-spectrum code division multiple access (DS/SS-CDMA) signals...
The threat of soft error induced system failure in high performance computing systems has become more prominent, as we adopt ultra-deep submicron process technologies. In this pap...