Sciweavers

TODAES
2008
45views more  TODAES 2008»
13 years 9 months ago
Synthesis of a novel timing-error detection architecture
Yu-Shih Su, Po-Hsien Chang, Shih-Chieh Chang, Ting...
TODAES
2008
115views more  TODAES 2008»
13 years 10 months ago
Automata-based assertion-checker synthesis of PSL properties
Abstract-- Automata-based methods for generating PSL hardware assertion checkers were primarily considered for use with temporal sequences, as opposed to full-scale properties. We ...
Marc Boule, Zeljko Zilic
TODAES
2008
42views more  TODAES 2008»
13 years 10 months ago
Layout-aware scan chain reorder for launch-off-shift transition test coverage
Sying-Jyan Wang, Kuo-Lin Peng, Kuang-Cyun Hsiao, K...
TODAES
2008
45views more  TODAES 2008»
13 years 10 months ago
Timing-aware power-optimal ordering of signals
Konstantin Moiseev, Avinoam Kolodny, Shmuel Wimer
TODAES
2008
47views more  TODAES 2008»
13 years 10 months ago
A retargetable parallel-programming framework for MPSoC
Seongnam Kwon, Yongjoo Kim, Woo-Chul Jeun, Soonhoi...
TODAES
2008
158views more  TODAES 2008»
13 years 10 months ago
Designing secure systems on reconfigurable hardware
The extremely high cost of custom ASIC fabrication makes FPGAs an attractive alternative for deployment of custom hardware. Embedded systems based on reconfigurable hardware integ...
Ted Huffmire, Brett Brotherton, Nick Callegari, Jo...
TODAES
2008
36views more  TODAES 2008»
13 years 10 months ago
Implementing the scale vector-thread processor
Ronny Krashinsky, Christopher Batten, Krste Asanov...
TODAES
2008
49views more  TODAES 2008»
13 years 10 months ago
Multiprocessor systems synthesis for multiple use-cases of multiple applications on FPGA
Akash Kumar, Shakith Fernando, Yajun Ha, Bart Mesm...
TODAES
2008
41views more  TODAES 2008»
13 years 10 months ago
Power-aware SoC test planning for effective utilization of port-scalable testers
Anuja Sehgal, Sudarshan Bahukudumbi, Krishnendu Ch...