Sciweavers

ISCA
2000
IEEE
92views Hardware» more  ISCA 2000»
14 years 4 months ago
Trace preconstruction
Trace caches enable high bandwidth, low latency instruction supply, but have a high miss penalty and relatively large working sets. Consequently, their performance may suffer due ...
Quinn Jacobson, James E. Smith