Sciweavers

ICCAD
1999
IEEE
77views Hardware» more  ICCAD 1999»
14 years 3 months ago
Symbolic functional and timing verification of transistor-level circuits
We introduce a new method of verifying the timing of custom CMOS circuits. Due to the exponential number of patterns required, traditional simulation methods are unable to exhaust...
Clayton B. McDonald, Randal E. Bryant