Sciweavers

    DAC
    2012
    ACM
    221views Computer Architecture» more  DAC 2012»
    Cache revive: architecting volatile STT-RAM caches for enhanced performance in CMPs
    12 years 3 months ago
    Cache revive: architecting volatile STT-RAM caches for enhanced performance in CMPs
    Download  www.cse.psu.edu
    Spin-Transfer Torque RAM (STT-RAM) is an emerging non-volatile memory (NVM) technology that has the potential to replace the conventional on-chip SRAM caches for designing a more ...
    Adwait Jog, Asit K. Mishra, Cong Xu, Yuan Xie, Vij...
    claim paper
    Read More »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    International On-screen Keyboard Graphical Social Symbols OCR Text Recognition CSS3 Style Generator Web Page to PDF Web Page to Image PDF Split PDF Merge Latex Equation Editor Sci2ools
    Document Tools
    PDF to Text PDF to Postscript PDF to Thumbnails Excel to PDF Word to PDF Postscript to PDF PowerPoint to PDF Latex to Word Repair Corrupted PDF
    Image Tools
    JPG to PS JPG to PDF Extract Images from PDF Image Converter
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2024, USA.