ISLPED 2000 - PDF Preprint Papers

ISLPED 2000 International Symposium on Low Power Electronics and Design

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed ISLPED-2000 Paper

click to vote

ISLPED
2000
ACM

123views Hardware» more ISLPED 2000»

Analysis and design of low-phase-noise ring oscillators

14 years 4 months ago

Download www.cs.york.ac.uk

This paper presents a framework for CMOS ring oscillator phase noise analysis for given power consumption speciﬁcations. This model considers both linear and nonlinear operation...

Liang Dai, Ramesh Harjani

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	123	Analysis and design of low-phase-noise ring oscillators	claim
2	123	An 8mA, 3.8dB NF, 40dB gain CMOS front-end for GPS applications	claim
3	115	Model and analysis for combined package and on-chip power grid simulation	claim
4	111	Low power techniques and design tradeoffs in adaptive FIR filtering for PRML read channels	claim
5	110	Cycle-accurate energy consumption measurement and analysis: case study of ARM7TDMI	claim
6	107	Low power mixed analog-digital signal processing	claim
7	101	Design issues for dynamic voltage scaling	claim
8	99	Practical considerations of clock-powered logic	claim
9	99	Energy minimization with guaranteed quality of service	claim
10	97	Achieving utility arbitrarily close to the optimal with limited energy	claim
11	94	Operating-system directed power reduction	claim
12	94	Algorithmic transforms for efficient energy scalable computation	claim
13	92	Low power sequential circuit design by using priority encoding and clock gating	claim
14	91	High-speed dynamic logic styles for scaled-down CMOS and MTCMOS technologies	claim
15	91	New clock-gating techniques for low-power flip-flops	claim
16	80	A micro-power mixed signal IC for battery-operated burglar alarm systems	claim
17	80	An improved pass transistor synthesis method for low power, high speed CMOS circuits	claim
18	77	A recursive algorithm for low-power memory partitioning	claim
19	73	High-level power estimation with interconnect effects	claim
20	71	An asynchronous matrix-vector multiplier for discrete cosine transform	claim
21	70	An adaptive on-chip voltage regulation technique for low-power applications	claim
22	70	Robust ultra-low power sub-threshold DTMOS logic	claim
23	68	Noise-aware power optimization for on-chip interconnect	claim
24	68	Speeding up power estimation of embedded software	claim
25	67	Optimization of high-performance superscalar architectures for energy efficiency	claim
26	63	A three-port nRERL register file for ultra-low-energy applications	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers