ISPD 2000 - PDF Preprint Papers

ISPD 2000 International Symposium on Physical Design

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed ISPD-2000 Paper

click to vote

ISPD
2000
ACM

169views Hardware» more ISPD 2000»

Aggressor alignment for worst-case coupling noise

14 years 3 months ago

Download www.cecs.uci.edu

In this paper we study signal alignment resulting in maximum peak interconnect crosstalk noise. We consider two cases. In the first one we assume that arbitrary arrival times of i...

Lauren Hui Chen, Malgorzata Marek-Sadowska

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	169	Aggressor alignment for worst-case coupling noise	claim
2	145	A snap-on placement tool	claim
3	139	Critical area computation for missing material defects in VLSI circuits	claim
4	131	Multi-center congestion estimation and minimization during placement	claim
5	126	A practical clock tree synthesis for semi-synchronous circuits	claim
6	124	A performance optimization method by gate sizing using statistical static timing analysis	claim
7	113	Floorplan area minimization using Lagrangian relaxation	claim
8	108	A hybrid dynamic/quadratic programming algorithm for interconnect tree optimization	claim
9	100	Provably good global routing by a new approximation algorithm for multicommodity flow	claim
10	97	Routability-driven repeater block planning for interconnect-centric floorplanning	claim
11	97	Exact switchbox routing with search space reduction	claim
12	94	Datapath routing based on a decongestion metric	claim
13	93	DUNE: a multi-layer gridless routing system with wire planning	claim
14	92	An enhanced perturbing algorithm for floorplan design using the O-tree representation	claim
15	88	Classical floorplanning harmful?	claim
16	86	Simulating frequency-dependent current distribution for inductance modeling of on-chip copper interconnects	claim
17	81	Layout tools for analog ICs and mixed-signal SoCs: a survey	claim
18	79	Incremental physical design	claim
19	73	Pseudo pin assignment with crosstalk noise control	claim
20	70	Requirements for models of achievable routing	claim
21	69	Simultaneous shield insertion and net ordering for capacitive and inductive coupling minimization	claim
22	69	Multilevel cooperative search: application to the circuit/hypergraph partitioning problem	claim
23	68	Optimal reliable crosstalk-driven interconnect optimization	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers