ISSS 1999 - PDF Preprint Papers

ISSS 1999 International Symposium on System Synthesis

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed ISSS-1999 Paper

click to vote

ISSS
1999
IEEE

168views Hardware» more ISSS 1999»

Automatic Architectural Synthesis of VLIW and EPIC Processors

14 years 3 months ago

Download www.cse.nd.edu

This paper describes a mechanism for automatic design and synthesis of very long instruction word (VLIW), and its generalization, explicitly parallel instruction computing rocesso...

Shail Aditya, B. Ramakrishna Rau, Vinod Kathail

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	168	Automatic Architectural Synthesis of VLIW and EPIC Processors	claim
2	157	Bit-Width Selection for Data-Path Implementations	claim
3	151	Optimized System Synthesis of Complex RT Level Building Blocks from Multirate Dataflow Graphs	claim
4	149	A Buffer Merging Technique for Reducing Memory Requirements of Synchronous Dataflow Specifications	claim
5	131	Compressed Code Execution on DSP Architectures	claim
6	126	Catalyst: A DSIP Design Flow Development in Industry	claim
7	125	Real-Time Task Scheduling for a Variable Voltage Processor	claim
8	121	Event-Driven Power Management of Portable Systems	claim
9	120	RTGEN: An Algorithm for Automatic Generation of Reservation Tables from Architectural Descriptions	claim
10	112	Middleware Techniques and Optimizations for Real-Time, Embedded Systems	claim
11	109	Loop Alignment for Memory Accesses Optimization	claim
12	94	System Synthesis of Synchronous Multimedia Applications	claim
13	92	Path-based Edge Activation for Dynamic Run-Time Scheduling	claim
14	89	Loop Scheduling and Partitions for Hiding Memory Latencies	claim
15	89	A Graph Theoretic Approach for Design and Synthesis of Multiplierless FIR Filters	claim
16	87	Exploration and Synthesis of Dynamic Data Sets in Telecom Network Applications	claim
17	85	Efficient Scheduling of DSP Code on Processors with Distributed Register Files	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers