Minimizing test power in SRAM through reduction of pre-charge activity

In this paper we analyze the test power of SRAM memories and demonstrate that the full functional precharge activity is not necessary during test mode because of the predictable addressing sequence. We exploit this observation in order to minimize power dissipation during test by eliminating the unnecessary power consumption associated with the pre-charge activity. This is achieved through a modified pre-charge control circuitry, exploiting the first degree of freedom of March tests, which allows choosing a specific addressing sequence. The efficiency of the proposed solution is validated through extensive Spice simulations.

• Type: Conference
• Year: 2006
• Where: DATE
• Authors: Luigi Dilillo, Paul M. Rosinger, Bashir M. Al-Hashimi, Patrick Girard
• Keywords: DATE 2006, Functional Precharge Activity, Hardware, Predictable Addressing Sequence, Unnecessary Power Consumption