Timing-driven cell layout de-compaction for yield optimization by critical area minimization

This paper proposes a yield optimization method for standard-cells under timing constraints. Yield-aware logic synthesis and physical optimization require yield-enhanced standard cells and the proposed method automatically creates yield-enhanced cell layouts by de-compacting the original cell layout. However, the careless modification of the original layout may degrade its performances severely. Therefore, the proposed method de-compacts the original layout under given timing constraints using a Linear Programming (LP). We develop a new accurate linear delay model which approximates the difference from the original delay and use this model to formulate the timing constraints in the LP. Experimental results show that the proposed method can pick up the yield variants of a cell layout from the trade off curve of cell delay versus critical area and is used to create the yield-enhanced cell library which is essential to realize yield-aware VLSI design flows.

• Type: Conference
• Year: 2006
• Where: DATE
• Authors: Tetsuya Iizuka, Makoto Ikeda, Kunihiro Asada
• Keywords: Cell Layout, DATE 2006, Hardware, Original Layout, Timing Constraints