Dynamic Decimal Adder Circuit Design by using the Carry Lookahead

- This paper presents a carry lookahead (CLA) circuitry design based on dynamic circuit aiming at delay reduction in addition of BCD coded decimal numbers. The performance of the proposed dynamic decimal adder is analyzed demonstrating its speed improvement. Timing simulation on the proposed decimal addition circuit employing 0.25 CMOS technology yields the worst case delay of 622 .

• Type: Conference
• Year: 2006
• Where: DDECS
• Authors: Younggap You, Yong-Dae Kim, Jong Hwa Choi
• Keywords: DDECS 2006, Decimal Addition Circuit, Decimal Numbers, Dynamic Decimal Adder, Hardware