A Reconfigurable Distributed Computing Fabric Exploiting Multilevel Parallelism

This paper presents a novel reconfigurable data flow processing architecture that promises high performance by explicitly targeting both fine- and course-grained parallelism. This architecture is based on multiple FPGAs organized in a scalable direct network that is substantially more interconnectefficient than currently used crossbar technology. In addition, we discuss several ancillary issues and propose solutions required to support this architecture and achieve maximal performance for general-purpose applications; these include supporting IP, mapping techniques, and routing policies that enable greater flexibility for architectural evolution and code portability.

• Type: Conference
• Year: 2006
• Where: FCCM
• Authors: Charles L. Cathey, Jason D. Bakos, Duncan A. Buell
• Keywords: Enable Greater Flexibility, FCCM 2006, Flow Processing Architecture, Hardware, Scalable Direct Network