Post-Silicon Debug Using Programmable Logic Cores

Producing a functionally correct integrated circuit is becoming increasingly difficult. No matter how careful a designer is, there will always be integrated circuits that are fabricated, but do not operate as expected. Providing a means to effectively debug these integrated circuits is vital to help pin-point problems and reduce the number of re-spins required to create a correctly-functioning chip. In this paper, we show that programmable logic cores (PLCs) and flexible networks can provide this debugging capability. We present an architecture and example implementation. We show that the area overhead of this proposed architecture would be well below 10% for many target ICs.

• Type: Conference
• Year: 2005
• Where: FPT
• Authors: Bradley R. Quinton, Steven J. E. Wilton
• Keywords: Correct Integrated Circuit, FPT 2005, Hardware, Integrated Circuits, Programmable Logic Cores