An area-efficient and protected network interface for processing-in-memory systems

Abstract- This paper describes the implementation of an areaefficient and protected user memory-mapped network interface, the pbuf (Parcel Buffer), for the Data IntensiVe Architecture (DIVA) processing-in-memory (PIM) system. This implementation of the pbuf in TSMC 0.18 µm CMOS technology displays an aggregate bi-directional throughput of 48.08Gbps, using low area (0.56 mm2 ) and power consumption (32.30mW). These characteristics, especially the low area and power, have made the current implementation an ideal choice for assimilation in DIVA PIM systems, since low area and power are critical design requirements in the PIM philosophy. The pbuf implementation has been verified by the execution of a 2-PIM Transitive Closure benchmark at 140MHz on an HP Itanium2-based Long’s Peak server containing DIMMs populated with DIVA-II PIM chips.

• Type: Conference
• Year: 2005
• Where: ISCAS
• Authors: Sumit D. Mediratta, Craig S. Steele, Jeff Sondeen, Jeffrey T. Draper
• Keywords: DIVA PIM Systems, DIVA-II PIM Chips, ISCAS 2005, Low Area