Behavioural modeling and simulation of a switched-current phase locked loop

Recent work has shown that the use of switched current methods can provide an effective route to implementation of analog IC functionality using a standard digital CMOS process. Further recent advances indicate that adopting a switched current architecture can lead to equivalent performance but with a significantly reduced area compared to switched capacitor structures. While this is useful in itself, the use of behavioural modeling and simulation at a structural and building block level has allowed architectural exploration and evaluation to be carried out on novel topologies based on this approach. The result is an integrated design flow that uses behavioural models to test the performance of the circuit, leading directly to a synthesized structural model that can be verified using a common design platform. This has the obvious benefit of reducing the full custom analog design effort required when developing topologies and building blocks for new processes. In this paper we describe ...

• Type: Conference
• Year: 2005
• Where: ISCAS
• Authors: Peter R. Wilson, Reuben Wilcock
• Keywords: Behavioural Models, Building Blocks, Designs, ISCAS 2005