Pipelined Memory Controllers for DSP Applications Handling Unpredictable Data Accesses

Multimedia applications are often characterized by a large number of data accesses with regular and periodic access patterns. In these cases, optimized pipelined memory access controllers can be generated improving the pipeline access mode to RAM. We focus on the design and the implementation of memory sequencers that can be automatically generated from a behavioral synthesis tool and which can efficiently handle predictable address patterns as well as unpredictable ones (dynamic address computations) in a pipeline way.

• Type: Conference
• Year: 2005
• Where: ISVLSI
• Authors: Bertrand Le Gal, Emmanuel Casseau, Sylvain Huet, Eric Martin
• Keywords: ISVLSI 2005, Memory Access Controllers, Periodic Access Patterns, Pipeline Access Mode