SyCE: An Integrated Environment for System Design in SystemC

We present an integrated system design environment for SystemC, called SyCE. The system consists of several components for efficient analysis, verification and debugging of SystemC designs. The core tools are 1) ParSyC, a parser for SystemC designs that has also some synthesis options, 2) CheckSyC, a verification tool for formal equivalence checking, property checking and generating checkers for simulation or synthesis, 3) DeSyC, a tool for automatic debugging and error location in netlists, and 4) ViSyC, a visualization tool for schematic and source code view supporting crossprobing and annotation of simulation and debugging results. The tools fully support hierarchy and interact tightly. can be described at different levels of abstraction.

• Type: Conference
• Year: 2005
• Where: RSP
• Authors: Rolf Drechsler, Görschwin Fey, Christian Genz, Daniel Große
• Keywords: Formal Equivalence Checking, Rapid System Prototyping, RSP 2005, SystemC Designs, Tools