Domain specific architecture for next generation wireless communication

—In order to solve the challenges in processor design for the next generation wireless communication systems, this paper first proposes a system level design flow for communication domain specific processor, and then proposes a novel processor architecture for the next generation wireless communication named GAEA using this design flow. GAEA is a shared memory multi-core SoC based on Software Controlled Time Division Multiplexing Bus, with which programmers can easily explore memory-level parallelism of applications by proper instructions and scheduling algorithms. MPE, which is the kernel component of GAEA, adopts hybrid parallel processing scheme to explore instruction-level and data-level parallelism. The pipeline and instruction set of GAEA are also optimized for the next generation wireless communication systems. The evaluation and implementation results show that GAEA architecture is suitable for the next generation wireless communication systems.

• Type: Conference
• Year: 2010
• Where: DATE
• Authors: Botao Zhang, Hengzhu Liu, Heng Zhao, Fangzheng Mo, Ting Chen
• Keywords: Communication Named Gaea, DATE 2010, Generation Wireless Communication, Hardware, Wireless Communication Systems