Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

21

ASAP
2002
IEEE

favoriteEmaildiscussreport

70views Hardware» more ASAP 2002»

Refining Instruction Set Architecture for High-Performance Multimedia Processing in Constrained Environments

14 years 18 days ago

Refining Instruction Set Architecture for High-Performance Multimedia Processing in Constrained Environments

Download palms.ee.princeton.edu

Ruby B. Lee, A. Murat Fiskiran, Zhijie Shi, Xiao Y

Real-time Traffic

ASAP 2002 | Hardware |

claim paper

Related Content

» Implementation and Performance Evaluation of Intel VTUNE Image Processing Functions in the...

» Vector vs superscalar and VLIW architectures for embedded multimedia benchmarks

» Exploring the Limits of SubWord Level Parallelism

» Altivec Vector Unit Customization for Embedded Systems

» Computer ArithmeticA Processor Architects Perspective

» MMV A Metamodeling Based Microprocessor Validation Environment

» Processor virtualization and split compilation for heterogeneous multicore embedded system...

Post Info
More Details (n/a)

Added	14 Jul 2010
Updated	14 Jul 2010
Type	Conference
Year	2002
Where	ASAP
Authors	Ruby B. Lee, A. Murat Fiskiran, Zhijie Shi, Xiao Yang

Comments (0)