Parallel saturating multioperand adders

This paper presents designs for parallel saturating multioperand adders. These adders have only a single carrypropagate adder on the critical delay path, yet produce the same results that would be obtained if the additions were performed serially with saturation after each operation. When used with parallel saturating multipliers or multiplyaccumulate units, these adders signi cantly improve the performance of GSM speech coders. They can also easily be modi ed to perform either saturating or wraparound multioperand addition, based on an input control signal. Since parallel saturating multioperand adders have more area and less delay than serial saturating multioperand adders, they are suitable for high-performance digital signal processing systems.

• Type: Conference
• Year: 2000
• Where: CASES
• Authors: Michael J. Schulte, Pablo I. Balzola, Jie Ruan, C. John Glossner
• Keywords: CASES 2000, Critical Delay Path, Multioperand Adders, Parallel Saturating Multipliers, System Software