Customization of a CISC Processor Core for Low-Power Applications

This paper describes a core-customization process of a CISC processor core for a given application program. It aims at the power reduction in the CISC processor core by fully utilizing the microcode-based control scheme, that is one of the most characterizing features of a CISC processor. The optimization process includes two key techniques, generation of application-specific complex instructions (ASCI) and low-power-oriented microcode-ROM compilation, which independently operate at the two different levels of optimization. As a means of architectural level of optimization, application-specific complex instructions are generated so as to reduce the activities of fetch and decode units, and in the point of physical level of optimization, the microcode-ROM is compiled to reduce the bitline toggling for each microcode-ROM access. Our experimental results based on transistor-level simulation show the proposed techniques can jointly reduce the total power consumption of the CISC processor ...

• Type: Conference
• Year: 1999
• Where: ICCD
• Authors: You-Sung Chang, Bong-Il Park, In-Cheol Park, Chong-Min Kyung
• Keywords: Application-specific Complex Instructions, CISC Processor Core, Hardware, ICCD 1999, Microcode-based Control Scheme