Simulation-Based Design Error Diagnosis and Correction in Combinational Digital Circuits

This paper describes an approach to design error diagnosis and correction in combinational digital circuits. Our approach targets small errors introduced during the design process or due to specification changes. We incrementally use simulation to identify suspect nets, and then attempt correction based on our error model. We use multiple iterations to handle multiple errors. Experimental results on ISCAS'85 benchmarks are shown for circuits containing up to four random errors. Diagnosis and correction can be done quickly, with the bulk of the time going to diagnosis. Our tool is accurate in that even with multiple errors present, the corrected circuit is identical to the original most of the time.

• Type: Conference
• Year: 1999
• Where: VTS
• Authors: Debashis Nayak, D. M. H. Walker
• Keywords: Combinational Digital Circuits, Hardware, Multiple Errors, Targets Small Errors, VTS 1999