Exploiting off-chip memory access modes in high-level synthesis

Memory-intensive behaviors often contain large arrays that are synthesized into off-chip memories. With the increasing gap between on-chip and off-chip memory access delays, it is imperative to exploit the efficient access mode features of modern-day memories (e.g., page-mode DRAMs) in order to alleviate the memory bandwidth bottleneck. Our work addresses this issue by: (a) modeling realistic off-chip memory access modes for High-Level Synthesis (HLS), (b) presenting algorithms to infer applicability of HLS with these memory access modes, and (c) transforming input behavior to provide further memory access optimizationsduring HLS. We demonstrate the utility of our approach using a suite of memory-intensive benchmarks with a realistic DRAM library module. Experimental results show a significant performance improvement (more than 40%) as a result of our optimization techniques.

• Type: Conference
• Year: 1997
• Where: ICCAD
• Authors: Preeti Ranjan Panda, Nikil D. Dutt, Alexandru Nicolau
• Keywords: Access Modes, Hardware, ICCAD 1997, Memory Access, Off-chip Memory Access