Sciweavers

CAV
1990
Springer

Formal Verification of Digital Circuits Using Symbolic Ternary System Models

14 years 4 months ago
Formal Verification of Digital Circuits Using Symbolic Ternary System Models
Ternary system modeling involves extending the traditional set of binary values
Randal E. Bryant, Carl-Johan H. Seger
Added 10 Aug 2010
Updated 10 Aug 2010
Type Conference
Year 1990
Where CAV
Authors Randal E. Bryant, Carl-Johan H. Seger
Comments (0)