Adaptive inter-router links for low-power, area-efficient and reliable Network-on-Chip (NoC) architectures

Abstract-- The increasing wire delay constraints in deep submicron VLSI designs have led to the emergence of scalable and modular Network-on-Chip (NoC) architectures. As the power consumption, area overhead and performance of the entire NoC is influenced by the router buffers, research efforts have targeted optimized router buffer design. In this paper, we propose iDEAL - inter-router, dual-function energy and area-efficient links capable of data transmission as well as data storage when required. iDEAL enables a reduction in the router buffer size by controlling the repeaters along the links to adaptively function as link buffers during congestion, thereby achieving nearly 30% savings in overall network power and 35% reduction in area with only a marginal 1 - 3% drop in performance. In addition, aggressive speculative flow control further improves the performance of iDEAL. Moreover, the significant reduction in power consumption and area provides sufficient headroom for monitoring Neg...

• Type: Conference
• Year: 2009
• Where: ASPDAC
• Authors: Avinash Karanth Kodi, Ashwini Sarathy, Ahmed Louri, Janet Meiling Wang
• Keywords: ASPDAC 2009, Hardware, Power Consumption, Router Buffer, Router Buffer Design