Leakage in nano-scale technologies: mechanisms, impact and design considerations

The high leakage current in nano-meter regimes is becoming a significant portion of power dissipation in CMOS circuits as threshold voltage, channel length, and gate oxide thickness are scaled. Consequently, the identification of different leakage components is very important for estimation and reduction of leakage. Moreover, the increasing statistical variation in the process parameters has led to significant variation in the transistor leakage current across and within different dies. Designing with the worst case leakage may cause excessive guard-banding, resulting in a lower performance. This paper explores various intrinsic leakage mechanisms including weak inversion, gateoxide tunneling and junction leakage etc. Various circuit level techniques to reduce leakage energy and their design trade-off are discussed. We also explore process variation compensating techniques to reduce delay and leakage spread, while meeting power constraint and yield. Categories and Subject Descriptors ...

• Type: Conference
• Year: 2004
• Where: DAC
• Authors: Amit Agarwal, Chris H. Kim, Saibal Mukhopadhyay, Kaushik Roy
• Keywords: Computer Architecture, DAC 2004, Leakage Current, Various Intrinsic Leakage, Worst Case Leakage