A datapath synthesis system for the reconfigurable datapath architecture

Abstract — A datapath synthesis system (DPSS) for the reconfigurable datapath architecture (rDPA) is presented. The DPSS allows automatic mapping of high level descriptions onto the rDPA without manual interaction. The required algorithms of this synthesis system are described in detail. Optimization techniques like loop folding or loop unrolling are sketched. The rDPA is scalable to arbitrarily large arrays and reconfigurable to be adaptable to the computational problem. Fine grained parallelism is achieved by using simple reconfigurable processing elements which are called datapath units (DPUs). The rDPA can be used as a reconfigurable ALU for bus oriented systems as well as for rapid prototyping of high speed datapaths.

• Type: Conference
• Year: 1995
• Where: ASPDAC
• Authors: Reiner W. Hartenstein, Rainer Kress
• Keywords: ASPDAC 1995, Datapath, Datapath Synthesis, Hardware, Reconfigurable Datapath Architecture