Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
Sci2ools
International Keyboard
Graphical Social Symbols
CSS3 Style Generator
OCR
Web Page to Image
Web Page to PDF
Merge PDF
Split PDF
Latex Equation Editor
Extract Images from PDF
Convert JPEG to PS
Convert Latex to Word
Convert Word to PDF
Image Converter
PDF Converter
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
Free Online Productivity Tools
i2Speak
i2Symbol
i2OCR
iTex2Img
iWeb2Print
iWeb2Shot
i2Type
iPdf2Split
iPdf2Merge
i2Bopomofo
i2Arabic
i2Style
i2Image
i2PDF
iLatex2Rtf
Sci2ools
37
click to vote
EURODAC
1995
IEEE
favorite
Email
discuss
report
159
views
VHDL
»
more
EURODAC 1995
»
Timing constraint specification and synthesis in behavioral VHDL
14 years 2 months ago
Download
www.cecs.uci.edu
Petru Eles, Krzysztof Kuchcinski, Zebo Peng, Alexa
Real-time Traffic
EURODAC 1995
|
VHDL
|
claim paper
Related Content
»
A transformation for integrating VHDL behavioral specification with synthesis and software...
»
Testability analysis and improvement from VHDL behavioral specifications
»
Watermarking while preserving the critical path
»
Bridging the Gap between Compilation and Synthesis in the DEFACTO System
»
SystemCVHDL CoSimulation and Synthesis in the HW Domain
»
Rapid estimation of control delay from highlevel specifications
»
An efficient performance improvement method utilizing specialized functional units in Beha...
»
Mixed Abstraction Level Hardware Synthesis from SDL for Rapid Prototyping
»
Variable Resizing for Area Improvement in Behavioral Synthesis
more »
Post Info
More Details (n/a)
Added
26 Aug 2010
Updated
26 Aug 2010
Type
Conference
Year
1995
Where
EURODAC
Authors
Petru Eles, Krzysztof Kuchcinski, Zebo Peng, Alexa Doboli
Comments
(0)
Researcher Info
VHDL Study Group
Computer Vision