Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
Sci2ools
International Keyboard
Graphical Social Symbols
CSS3 Style Generator
OCR
Web Page to Image
Web Page to PDF
Merge PDF
Split PDF
Latex Equation Editor
Extract Images from PDF
Convert JPEG to PS
Convert Latex to Word
Convert Word to PDF
Image Converter
PDF Converter
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
Free Online Productivity Tools
i2Speak
i2Symbol
i2OCR
iTex2Img
iWeb2Print
iWeb2Shot
i2Type
iPdf2Split
iPdf2Merge
i2Bopomofo
i2Arabic
i2Style
i2Image
i2PDF
iLatex2Rtf
Sci2ools
20
click to vote
VTS
1995
IEEE
favorite
Email
discuss
report
76
views
Hardware
»
more
VTS 1995
»
Reliability evaluation of combinational logic circuits by symbolic simulation
13 years 11 months ago
Download
www.sti.uniurb.it
Alessandro Bogliolo, Maurizio Damiani, Piero Olivo
Real-time Traffic
Hardware
|
VTS 1995
|
claim paper
Related Content
»
Symbolic Simulation Techniques and Applications
»
Extraction of Gate Level Models from Transistor Circuits by FourValued Symbolic Analysis
»
Symbolic functional and timing verification of transistorlevel circuits
»
Accurate Reliability Evaluation and Enhancement via Probabilistic Transfer Matrices
»
Accurate and scalable reliability analysis of logic circuits
»
MARSC modeling and reduction of soft errors in combinational circuits
»
Enhancing design robustness with reliabilityaware resynthesis and logic simulation
»
On the role of timing masking in reliable logic circuit design
»
A high speed and leakagetolerant domino logic for high fanin gates
more »
Post Info
More Details (n/a)
Added
26 Aug 2010
Updated
26 Aug 2010
Type
Conference
Year
1995
Where
VTS
Authors
Alessandro Bogliolo, Maurizio Damiani, Piero Olivo, Bruno Riccò
Comments
(0)
Researcher Info
Hardware Study Group
Computer Vision