Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

32

ARC
2010
Springer

favoriteEmaildiscussreport

138views Hardware» more ARC 2010»

Space and Time Sharing of Reconfigurable Hardware for Accelerated Parallel Processing

14 years 2 months ago

Space and Time Sharing of Reconfigurable Hardware for Accelerated Parallel Processing

Download www.chrec.org

High-Performance Reconfigurable Computers (HPRCs) are parallel machines consisting of FPGAs and microprocessors, with the FPGAs used as co-processors. The execution of parallel applications on such systems has mainly followed the Single-Program Multiple-Data (SPMD) model; however, overall system resources are often underutilized because of the asymmetric distribution of the reconfigurable (co-)processors relative to the (main)

Esam El-Araby, Vikram K. Narayana, Tarek A. El-Gha

Real-time Traffic

ARC 2010 | FPGAs | Hardware | Parallel Applications | Parallel Machines |

claim paper

Related Content

» Effective Utilization and Reconfiguration of Distributed Hardware Resources Using Job Mana...

» Accelerating String Set Matching in FPGA Hardware for Bioinformatics Research

» A Scalable and Reconfigurable SharedMemory Graphics Cluster Architecture

» Transparent Reconfigurable Acceleration for Heterogeneous Embedded Applications

» Design space exploration for a coarse grain accelerator

» An Architecture for Efficient Hardware Data Mining using Reconfigurable Computing Systems

» High Speed Pattern Matching in Genetic Data Base with Reconfigurable Hardware

» The case for hardware transactional memory in software packet processing

» Reconfigurable Architecture for Biological Sequence Comparison in Reduced Memory Space

Post Info
More Details (n/a)

Added	02 Sep 2010
Updated	02 Sep 2010
Type	Conference
Year	2010
Where	ARC
Authors	Esam El-Araby, Vikram K. Narayana, Tarek A. El-Ghazawi

Comments (0)