Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

21

COLOGNETWENTE
2008

favoriteEmaildiscussreport

94views Optimization» more COLOGNETWENTE 2008»

Classbased Detailed Routing in VLSI Design

14 years 10 days ago

Classbased Detailed Routing in VLSI Design

Download ctw08.dti.unimi.it

Christian Schulte 0002, Tim Nieberg

Real-time Traffic

COLOGNETWENTE 2008 | Optimization |

claim paper

Related Content

» AENEID a generic lithographyfriendly detailed router based on postRET data learning and ho...

» ELIAD efficient lithography aware detailed router with compact postOPC printability predic...

» Octilinear redistributive routing in bump arrays

» An Integer Linear Programming Based Routing Algorithm for FlipChip Design

» A novel technique for sea of gates global routing

» Droplet routing in the synthesis of digital microfluidic biochips

» Gated Clock Routing Minimizing the Switched Capacitance

» Coupling aware timing optimization and antenna avoidance in layer assignment

» Highly pipelined asynchronous FPGAs

Post Info
More Details (n/a)

Added	29 Oct 2010
Updated	29 Oct 2010
Type	Conference
Year	2008
Where	COLOGNETWENTE
Authors	Christian Schulte 0002, Tim Nieberg

Comments (0)