Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

25

CIE
2008
Springer

favoriteEmaildiscussreport

100views Applied Computing» more CIE 2008»

No new wires

13 years 11 months ago

Download aceengineers.publishpath.com

Chris Davison

Real-time Traffic

Applied Computing | CIE 2008 |

claim paper

Related Content

» GALS networks on chip a new solution for asynchronous delayinsensitive links

» Synthesis for multiple input wires replacement of a gate for wiring consideration

» A New System Design Methodology for Wire Pipelined SoC

» HMMBased Defect Localization in Wire Ropes A New Approach to Unusual Subsequence Recognit...

» A new approach to simultaneous buffer insertion and wire sizing

» SinglePass Redundancy Addition and Removal

» Average lengths of wire routing under Marchitecture and Xarchitecture

» Rewiring using IRredundancy Removal and Addition

» Wire Segmenting for Improved Buffer Insertion

Post Info
More Details (n/a)

Added	09 Dec 2010
Updated	09 Dec 2010
Type	Journal
Year	2008
Where	CIE
Authors	Chris Davison

Comments (0)