A New System Design Methodology for Wire Pipelined SoC

Wire Pipelining (WP) has been proposed in order to limit the impact of increasing wire delays. In general, the added pipeline elements alters the system such that architectural changes are needed to preserve functionality. We illustrate a proposal that, while allowing the use of IP blocks without modification, takes advantage of a minimal knowledge of the IP’s communication profile to dramatically increase the performances. We showed the formal equivalence between WP and original system and proved the higher performance achievable through a relevant case study.

• Type: Conference
• Year: 2005
• Where: DATE
• Authors: Mario R. Casu, Luca Macchiarulo
• Keywords: DATE 2005, Hardware, IP’s Communication Profile, Wire Delays, Wire Pipelining