Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

27

IEICET
2008

favoriteEmaildiscussreport

70views more IEICET 2008»

On Fault Testing for Reversible Circuits

13 years 11 months ago

On Fault Testing for Reversible Circuits

Download www.lab.ss.titech.ac.jp

Satoshi Tayu, Shigeru Ito, Shuichi Ueno

Real-time Traffic

IEICET 2008 |

claim paper

Related Content

» Fault Testing for Reversible Circuits

» On the Fault Testing for Reversible Circuits

» Testing for MissingGate Faults in Reversible Circuits

» A Family of Logical Fault Models for Reversible Circuits

» Compaction of passfailbased diagnostic test vectors for combinational and sequential circu...

» A theory of ErrorRate Testing

» Realization of a Novel Fault Tolerant Reversible Full Adder Circuit in Nanotechnology

» Fault Models for Quantum Mechanical Switching Networks

» Methods to reduce test application time for accumulatorbased selftest

Post Info
More Details (n/a)

Added	11 Dec 2010
Updated	11 Dec 2010
Type	Journal
Year	2008
Where	IEICET
Authors	Satoshi Tayu, Shigeru Ito, Shuichi Ueno

Comments (0)