System-on-a-chip test scheduling with precedence relationships, preemption, and power constraints

Test scheduling is an important problem in system-on-a-chip (SOC) test automation. Efficient test schedules minimize the overall system test application time, avoid test resource conflicts, and limit power dissipation during test mode. In this paper, we present an integrated approach to several test scheduling problems. We first present a method to determine optimal schedules for reasonably sized SOCs with precedence relationships, i.e., schedules that preserve desirable orderings among tests. We also present an efficient heuristic algorithm to schedule tests for large SOCs with precedence constraints in polynomial time. We describe a novel algorithm that uses preemption of tests to obtain efficient schedules for SOCs. Experimental results for an academic SOC and an industrial SOC show that efficient test schedules can be obtained in reasonable CPU time.

• Type: Journal
• Year: 2002
• Where: TCAD
• Authors: Vikram Iyengar, Krishnendu Chakrabarty
• Keywords: Efficient Test Schedules, TCAD 2002, Test Application Time, Test Scheduling