Software synthesis from synchronous specifications using logic simulation techniques

This paper addresses the problem of automatic generation of implementation software from high-level functional specifications in the context of embedded system on chip designs. Software design complexity for embedded systems has increased so much that a high-level functional programming paradigm need to be adopted for formal verifiability, maintainability and short time-to-market. We propose a framework for efficiently generating implementation software from a synchronous state machine specification for embedded control systems. The framework is generic enough to allow hardware/software partition for a given architecture platform. It is demonstrated that the logic optimization and simulation techniques can be combined to produce fast execution code for such embedded systems. Specifically, we propose a framework for software synthesis from multi-valued logic, including fast evaluation of logic functions, and scheduling techniques for node execution. Experiments are performed to show th...

• Type: Conference
• Year: 2002
• Where: DAC
• Authors: Yunjian Jiang, Robert K. Brayton
• Keywords: DAC 2002, Design Automation, Embedded Systems, Fast Execution Code, Multi-valued Logic