Sciweavers

JISE
2011

Design Planning with 3D-Via Optimization in Alternative Stacking Integrated Circuits

13 years 6 months ago
Design Planning with 3D-Via Optimization in Alternative Stacking Integrated Circuits
Chao-Hung Lu, Hung-Ming Chen, Chien-Nan Jimmy Liu
Added 14 May 2011
Updated 14 May 2011
Type Journal
Year 2011
Where JISE
Authors Chao-Hung Lu, Hung-Ming Chen, Chien-Nan Jimmy Liu
Comments (0)