Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
Sci2ools
International Keyboard
Graphical Social Symbols
CSS3 Style Generator
OCR
Web Page to Image
Web Page to PDF
Merge PDF
Split PDF
Latex Equation Editor
Extract Images from PDF
Convert JPEG to PS
Convert Latex to Word
Convert Word to PDF
Image Converter
PDF Converter
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
Free Online Productivity Tools
i2Speak
i2Symbol
i2OCR
iTex2Img
iWeb2Print
iWeb2Shot
i2Type
iPdf2Split
iPdf2Merge
i2Bopomofo
i2Arabic
i2Style
i2Image
i2PDF
iLatex2Rtf
Sci2ools
28
click to vote
VLSID
2006
IEEE
favorite
Email
discuss
report
103
views
VLSI
»
more
VLSID 2006
»
A Low Power ROM-Less Direct Digital Frequency Synthesizer with Preset Value Pipelined Accumulator
15 years 1 days ago
Download
ic.ncue.edu.tw
Jun Chen, Rong Luo, Huazhong Yang, Hui Wang
Real-time Traffic
Computer Architecture
|
Value Pipelined Accumulator
|
VLSID 2006
|
claim paper
Post Info
More Details (n/a)
Added
01 Dec 2009
Updated
01 Dec 2009
Type
Conference
Year
2006
Where
VLSID
Authors
Jun Chen, Rong Luo, Huazhong Yang, Hui Wang
Comments
(0)
Researcher Info
VLSI Study Group
Computer Vision