Improved combined binary/decimal fixed-point multipliers

Abstract— Decimal multiplication is important in many commercial applications including banking, tax calculation, currency conversion, and other financial areas. This paper presents several combined binary/decimal fixed-point multipliers that use the BCD-4221 recoding for the decimal digits. This allows the use of binary carry-save hardware to perform decimal addition with a small correction. Our proposed designs contain several novel improvements over previously published designs. These include an improved reduction tree organization to reduce the area and delay of the multiplier and improved reduction tree components that leverage the redundant decimal encodings to help reduce delay. A novel split reduction tree architecture is also introduced that reduces the delay of the binary product with only a small increase in total area. Area and delay estimates are presented that show that the proposed designs have significant area improvements over separate binary and decimal multiplie...

• Type: Conference
• Year: 2008
• Where: ICCD
• Authors: Brian J. Hickmann, Michael J. Schulte, Mark A. Erle
• Keywords: Decimal Multiplication, Decimal Multipliers, Hardware, ICCD 2008, Redundant Decimal Encodings