Soft error derating computation in sequential circuits

Soft error tolerant design becomes more crucial due to exponential increase in the vulnerability of computer systems to soft errors. Accurate estimation of soft error rate (SER), the probability of system failure due to soft errors, is a key factor in design of cost-effective soft error resilient systems. We present a very fast and accurate approach based on enhanced static timing analysis and signal probabilities to estimate the probability of latching an incorrect value in the system bistables (timing derating). Experimental results and comparison with fault injections using timing accurate MonteCarlo simulations show that the accuracy of our approach is within 1% while orders of magnitude faster. Categories and Subject Descriptors B.2.3 [Performance and Reliability]: Reliability, Testing, and Fault-Tolerance

• Type: Conference
• Year: 2006
• Where: ICCAD
• Authors: Hossein Asadi, Mehdi Baradaran Tahoori
• Keywords: Hardware, ICCAD 2006, Soft Error Rate, Soft Error Resilient, Soft Error Tolerant