Abstract— Physics offers several active devices with nanometerscale footprint, which can be best used in combination with a CMOS subsystem. Such hybrid circuits offer the potential for high defect tolerance combined with unparalleled performance. In this tutorial, we will highlight key issues and architectural alternatives for this promising technology and outline the challenges which the hybrid circuits pose for design automation.