Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads

Dynamic voltage scaling (DVS) reduces the power consumption of processors when peak performance is unnecessary. However, the achievable power savings by DVS alone is becoming limited as leakage power increases. In this paper, we show how the simultaneous use of adaptive body biasing (ABB) and DVS can be used to reduce power in high-performance processors. Analytical models of the leakage current, dynamic power, and frequency as functions of supply voltage and body bias are derived and verified with SPICE simulation. We then show how to determine the correct trade-off between supply voltage and body bias for a given clock frequency and duration of operation. The usefulness of our approach is evaluated on real workloads obtained using real-time monitoring of processor utilization for four applications. The results demonstrate that application of simultaneous DVS and ABB results in an average energy reduction of 48% over DVS alone.

• Type: Conference
• Year: 2002
• Where: ICCAD
• Authors: Steven M. Martin, Krisztián Flautner, Trevor N. Mudge, David Blaauw
• Keywords: Achievable Power Savings, Hardware, ICCAD 2002, Leakage Power Increases, Simultaneous Dvs