A New Powerful Scalable Generic Multi-Standard LDPC Decoder Architecture

We propose a new powerful scalable generic parallel and modular architecture well suited to LDPC code decoding. This architecture template has been instantiated in the case of the 802.16e WiMax standard. The proposed design is fully compliant with all the code classes defined by the standard. It has been validated through an implementation on a Xilinx Virtex5 FPGA component. A four or six-module FPGA design yields a throughput ranging from 10 to 30 Mbit/s by means of 20 iterations at a clock frequency of 160 MHz which mostly satisfies communication throughput in the case of the WiMax Mobile communication.

• Type: Conference
• Year: 2008
• Where: FCCM
• Authors: François Charot, Christophe Wolinski, Nicolas Fau, François Hamon
• Keywords: FCCM 2008, Hardware, Scalable Generic Parallel, WiMax Standard, Xilinx Virtex5 FPGA