Using Trace Scratchpads to Reduce Execution Times in Predictable Real-Time Architectures

Instruction scratchpads have been previously suggested as a way to reduce the worst case execution time (WCET) of hard real-time programs without introducing the analysis issues posed by caches. Trace scratchpads extend this paradigm with support for instruction level parallelism (ILP) while preserving simplicity of WCET analysis. In this paper, we demonstrate trace scratchpads using the MCGREP-2 CPU architecture. We provide a sample algorithm to automatically reduce the WCET of a program using a trace scratchpad, and compare the results with the use of an instruction scratchpad. We find that the two types of scratchpad are best used together. Instruction scratchpads provide excellent WCET improvements at low cost, but trace scratchpads reduce WCET further by optimizing worst case (WC) paths and exploiting ILP across basic block boundaries. Using our experimental implementation, we have observed WCET improvements over an instruction scratchpad of up to 149% with some M¨alardalen WCE...

• Type: Conference
• Year: 2008
• Where: RTAS
• Authors: Jack Whitham, Neil C. Audsley
• Keywords: Instruction Scratchpad, Real-Time Technology, RTAS 2008, Trace Scratchpads, WCET Improvements