Sciweavers

ASAP
2007
IEEE

A memcpy Hardware Accelerator Solution for Non Cache-line Aligned Copies

14 years 5 months ago
A memcpy Hardware Accelerator Solution for Non Cache-line Aligned Copies
In this paper, we present a hardware solution to perform non cache-line aligned memory copies allowing the commonly used memcpy function to cope with word copies. The main purpose is to reduce the latency in executing memory copies aligned on word boundaries. The proposed solution exploits the presence of a cache and assumes that the to-becopied words are already in the cache. We extend an earlier proposed solution that exploited the cache-line alignment of memcpy function when ‘moving’ large amounts of data. We present the concept and implementation details of the proposed hardware module and the system used to experiment both our hardware and an optimized software implementation of the memcpy function. Experimental results show that the proposed hardware solution is at least 66% faster than an optimized hand-coded software solution.
Filipa Duarte, Stephan Wong
Added 02 Jun 2010
Updated 02 Jun 2010
Type Conference
Year 2007
Where ASAP
Authors Filipa Duarte, Stephan Wong
Comments (0)